Introduction
The excellent electrical, optical, thermal, and mechanical properties of carbon nanotubes (CNTs) have spurred the development of many practical applications including nano-electronic devices [1] , biosensors [2] , and via interconnects [3] . For applications such as sensors, compatibility of the growth method with Si front-end processing is highly desirable [4] because it provides additional flexibility of a manufacturing process for CNT smart sensors fully integrated with CMOS circuits. CNT growth traditionally involves the use of metal nanoparticles as a catalyst. However, the integration of metal catalyzed CNT growth with CMOS manufacturing process is problematic due to the metal contamination.
Several different metal-catalyst-free growth methods of CNTs have been reported [5] [6] [7] [8] [9] . However none of the growth methods can grow single walled CNTs (SWNTs) on SiO 2 for device applications. More recently, Liu et al. [10] and Huang et al. [11] separately reported the growth of SWNTs from SiO 2 nanoparticles formed by scratching the surface of a SiO 2 layer. Whilst the growth of SWNTs on SiO 2 is possible via this method, "scratching growth" is unlikely to be used in Si processing due to the degradation of reliability.
In this paper, metal-catalyst-free growth of CNT using a thin Ge film is reported and this growth process is used to produce back gate CNTFETs with Pd source/drain (S/D) contacts. The novel growth process uses nanoparticles produced by Ar annealing of the Ge film on a SiO 2 layer. Raman measurements show that radial breathing mode (RBM) peaks are present and the disorder induced D-band is absent in our samples, indicating defect-free SWNTs. Electrical measurements on completed CNTFETs show p-FET behavior, an excellent I on /I off ratio of 10 7 , and a steep sub-threshold slope of 140 mV/dec.
Experimental
A p + Si substrate (0.005 Ω⋅cm) was employed as a back gate and a 45 nm-thick thermally grown SiO 2 layer was employed as a gate dielectric. A 3 nm-thick Ge layer was deposited by either sputtering or evaporation on the SiO 2 layer. The nanoparticles were formed at 850°C for 20 min in a mixture of Ar (1000 sccm) and H 2 (300 sccm) after a pre-annealing in H 2 (1000 sccm) at 950°C. The samples were taken out from a furnace and then growth of CNTs was performed using CVD in a hot-wall reactor at atmospheric pressure. CNTs were grown at 850°C for 20 min using a mixture of methane (1000 sccm) and H 2 (300 sccm) immediately after a pre-annealing in H 2 (1000 sccm) at 900°C. For comparison, CNT growth without the Ar annealing process was also carried out. Back gate CNTFETs were fabricated with Pd S/D contacts. Pd was deposited by sputtering and the S/D electrodes were formed using direct write laser lithography and lift-off. The gap between the S/D electrodes was 2.0 µm and the width was 5.0 µm. Electrical characteristics of CNTFETs were measured in ambient air. Raman spectra were obtained using He-Ne (632.8 nm) laser excitation. Fig. 1 shows FE-SEM images after CNT growth without (a) and with Ar annealing (b). For samples without Ar annealing, many nanoparticles with diameters around 10 and 50 nm are scattered and EDX analyses indicate that they contain Ge, Si, and O. No CNTs are presented and only isolated nanowires are occasionally seen as shown in Fig. 1(a) . Similar nanowires were seen in our earlier work and were composed mainly of silica [7] , [9] . In contrast, an additional Ar annealing process dramatically aids CNT growth, giving an area density of 3.0 CNTs/µm 2 . Many silica nanowires are also seen. The inset of Fig. 1(b) shows an FE-SEM image just after Ar annealing. Nanoparticles and short nanowires are seen. The nanoparticles were evaluated by means of AFM. Line analyses showed a mean particle density of 450 particles/µm 2 and a particle height of 1.4±0.8 nm. These particles are considered to be GeO 2 or SiO 2 as we have previously reported that silica nanostructure was formed from Ge dots by Ar annealing [12] . The source of oxygen comes from the substrate in this case. The growth of CNTs from the oxide nanoparticles is achieved in the same way as [10] , [11] . 
Results and Discussion

Conclusions
We have developed a CMOS compatible CNT growth method on a SiO 2 substrate using a Ge thin film. The synthesized CNTs were successfully applied to fabricate back gate CNTFETs with Pd S/D contacts. The CNTFETs have an excellent on/off current ratio of 10 7 and a steep sub-threshold slope of 140 mV/dec.
